VERILOG-XL license Queueing using +licq_vxl

Discussion in 'Cadence' started by ecnedad, Oct 13, 2010.

  1. ecnedad

    ecnedad Guest

    Good day!
    I need to know if VERILOG-XL license is available.
    If it is not available, my simulation should wait for available
    VERILOG-XL.
    In short, I want to queue my simulation if VERILOG-XL is not yet
    available.

    It was solved by the spectre option +licq_vxl.
    The queuing works!
    It queued my simulation if there are no available VERILOG-XL.

    But when we have define a maximum VERILOG-XL license usage for a
    certain user or group in option file, there is problem.

    Ex. option file has the following definition:
    MAX 4 VERILOG-XL USER user1

    The option +licq_vxl for license queueing does not work.

    The command 'lmdiag VERILOG-XL' also does not work.
    When there is no available VERILOG-XL, 'lmdiag VERILOG-XL' return
    remarks with the following:
    "The license is can be checkout." -> which is wrong

    The command 'lmstat -f VERILOG-XL' also has a problem regarding the
    definition of maximum license usage.

    My current solution is to check the log file (ex. verilog.log) if
    VERILOG-XL has been checkOut.
    But this process is very slow.

    Is there anyone knows how to solve this problem?
    How to check if there is available VERILOG-XL license before
    simulation?

    Thank you in advance.
    Have a nice day! ^_^
     
    ecnedad, Oct 13, 2010
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Where I can get or buy BSIM3v3 model file in Verilog-a or Verilog-ams?

  2. Where I can get or buy BSIM3v3 model file in Verilog-a or Verilog-ams?

  3. Mixed signal verification using verilog and spice ?

  4. Simulating Verilog-A model using spectre.

  5. I-Q FIR filter using verilog/verilog-a gives no output on one channel

  6. how to make Verilog netlist without a Verilog license

  7. problem with verilog-in in when using arithmetic shift in verilog vode.

Loading...