VERILOG PLI for TCF with BuildGates & Modelsim

Discussion in 'Cadence' started by Riyaz, Feb 19, 2004.

  1. Riyaz

    Riyaz Guest

    Hi there,

    I am trying to link the lps_pli.so shared library into 64-bit modelsim in
    order to generate a .tcf file. However, I get an error "wrong ELFCLASS:
    ELFCLASS32" when trying to link the library for simulation in modelsim. The
    shared library however is 64-bit (found under the ULTRA64 subdirectory in
    Cadence) and I feel I shouldn't be getting this error. If anybody has any
    experience with using modelsim for this purpose please let me know. Thanks.

    --
    *****************************************
    Riyaz Aziz Patel
    Electronics and Communication Systems Group
    Department of Electronic & Electrical Engineering
    The University Of Sheffield
    Mappin Street, Sheffield, S1 3JD.
    Tel. 0114 222 5411
     
    Riyaz, Feb 19, 2004
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. signalscan view(modelsim) - content of memory array

  2. PKS/BuildGates .LEF file

  3. BuildGates5 LPS using TCF file

  4. How to find if two nets are connected in PLI

  5. PLI problem

  6. Problem with FMI / PLI

  7. problem with verilog-in in when using arithmetic shift in verilog vode.

Loading...