SRoute pad pin size error

Discussion in 'Cadence' started by L. Coleman, Apr 21, 2005.

  1. L. Coleman

    L. Coleman Guest

    When I run SRoute in Encounter, the vdd pin gets connected but the vss
    pin doesn't. SRoute gives a warning: "pad pin size = 13 of cell
    pad_inst/Pvss is less than min width required on layer MET1". Then the
    encounter window shows a bunch of white x's on the vss pin, which the
    violation browser identifies as 6214 open nets on M1.

    Does anyone have a suggestion on how to fix this? I've looked at the
    lef file, but I can't find the pad pin size for vss. Thanks.
     
    L. Coleman, Apr 21, 2005
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. difference between an instance terminal, terminal, pin, and instance pin?

  2. Schematic pin to pin tracer

  3. RTL compiler doesn't insert buffers between PAD pin and top levelports to fix DRVs.

  4. Can SRoute route to the line shape pin of Vdd and GND?

  5. Creating layout pin, where do "pin name" go in GDS out?

  6. re-attach pin text to pin

  7. Pin creation and displaying pin name using SKILL

  8. Epson 9 pin matrix printer paper size problem

Loading...