Pin Name Problem in Assura

Discussion in 'Cadence' started by Raymond, Feb 12, 2004.

  1. Raymond

    Raymond Guest

    Dear all,

    I am using Assura to perform DRC. There is a problem i cannot solve.
    In layout, i have used "MET1 (pn)" and named by "Vdd!" for the substrate
    contact of PMOS,
    but there is still a DRC error of "HOT_NTUB", that is the separation of DIFF
    to NTUB.
    Normally, the distance should be Vdd's NTUB to DIFF = 1.2,
    but DRC think it is NON-Vdd's NTUB to DIFF= 2.6.
    Could anyone tell me how to let the Assura know it is Vdd region?

    THANKS!

    Best Regards,
    Raymond
     
    Raymond, Feb 12, 2004
    #1
  2. Raymond

    Kholdoun TORKI Guest

    Raymond,

    This question is specific to the design-kit, and not related
    to Cadence Assura software.
    I just sent you an E-mail with the solution.

    Please note that your University has signed a Confidentiality
    Agreement, which does not allow you to make public design-rules
    or confidential data, like in your message below.

    Regards,

    ================
    Kholdoun TORKI
    http://cmp.imag.fr
    ==================
     
    Kholdoun TORKI, Feb 12, 2004
    #2
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Skill Qn: How to change pin name using skill code

  2. difference between an instance terminal, terminal, pin, and instance pin?

  3. Shutting off pin net name display

  4. Schematic pin to pin tracer

  5. Creating layout pin, where do "pin name" go in GDS out?

  6. re-attach pin text to pin

  7. Assura LVS / generate labels from pin names

  8. Pin creation and displaying pin name using SKILL

Loading...