Mutli-Level Logic To 2-Level Logic Conversion

Discussion in 'Cadence' started by hamidrezah, Mar 30, 2006.

  1. hamidrezah

    hamidrezah Guest

    Greetings,

    Anybody knows of a tool/flow in Cadence to convert a multi-level
    Verilog netlist (combinational, no flipflop) to a 2-level whatever
    format netlist? Any tool (in Perl/C by anyone) which can do this
    conversion?

    Synopsys DC supports saving a design with Espresso PLA format but it
    expects the original netlist to be in 2-level format too (or so does my
    version 2002.05 report).

    Thanks for the hint/info.

    Regards,

    Hrh.
     
    hamidrezah, Mar 30, 2006
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Differential logic gates in TLF libraries

  2. Random logic verilog gate netlist generator

  3. logic cone

  4. Tool for Dynamic Logic Synthesis

  5. top-level-assembly param 'quantity' linked to part-level param 'number' ??

  6. can't mate part level point or sketch point to assembly level sketch (arc)

  7. How to transform top level bBox into an instance bBox(top level tolevel1) ?

Loading...