Mixed signal spectreSVerilog can not display digital waveform

Discussion in 'Cadence' started by tritue, Jul 9, 2003.

  1. tritue

    tritue Guest

    Hi all,
    We have a setup of mixed signal simulation with IC5.0 spectreSVerilog.
    When ever we simulate in a linux base system, we can not visualise the
    digital signal. But the analog signal is fine. The simulation run properly
    which produce the same result as in the Sun system.
    However we do not have any problem to do that in a Sun system.

    We try to save all digital node and also individual digital node. but it
    does not work.
    We use the result browser to look at the database (psf) ang the digital node
    is NOT in the database.

    Any body has the same problem ?


    our software version

    ic5.0.0.500.29 for sun
    ic5.0.0.500.37 for linux
    verilog.vmx is in LDV4.0 for Sun and Linux

    We try also LDV3.4 and LDV5.0 which behave exactely the same.
     
    tritue, Jul 9, 2003
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Using MSPS (Mixed Signal Parasitic Simulation) in non-interactive mode

  2. Mixed signal verification using verilog and spice ?

  3. Mixed-signal simulation speed-up with Cadence

  4. How to determine IO cell placement for a mixed signal system on a chip?

  5. Mixed Signal Frequency Response ?

  6. cadence mixed signal, init registers?

  7. error in cadence mixed-signal simulation

  8. Mixed Signal IC design-flow

Loading...