fork and join construct in Verilog-AMS

Discussion in 'Cadence' started by Debjit Pal, Jan 18, 2011.

  1. Debjit Pal

    Debjit Pal Guest

    Dear All,

    A Very Happy and Prosperous New Year to all of the group members. I like toknow the following:

    I like to have the following code fragments in a Verilog-AMS modules:

    always @(posedge start) begin

    fork:


    join

    end

    Within fork join block I want to initialize a variable to some user supplied parameter. Will there be a corresponding copy of the variable created forevery thread forked? As in SystemVerilog there is a variable type "automatic" which are meant for the fork join block and for every thread forked, a copy of the variable with some value is created.

    Please suggest if my idea is feasible at all or not.

    Many many thanks in advance for your kind support.
     
    Debjit Pal, Jan 18, 2011
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Where I can get or buy BSIM3v3 model file in Verilog-a or Verilog-ams?

  2. Where I can get or buy BSIM3v3 model file in Verilog-a or Verilog-ams?

  3. Using noise functions in Verilog-AMS

  4. VHDL-Ams AMS Designer

  5. Modelling an oscillator using Verilog AMS

  6. Verilog AMS fork join

  7. Unable to create parallel thread of execution with fork join

Loading...