Error during Verilog-AMS Compilation

Discussion in 'Cadence' started by Debjit, Jun 8, 2010.

  1. Debjit

    Debjit Guest

    Dear All,

    I am getting the following error whenever I am trying to compile a
    Verilog-AMS block in Cadence. The error is as follows:

    ncvlog: 08.20-s023: (c) Copyright 1995-2010 Cadence Design Systems,
    Inc.
    DEFINE c7lite5vhd_ms $PROCESS_RELEASE/cmos7_5v/symbols/current/
    c7lite5vhd_ms
    |
    ncvlog: *W,DLCPTH (/research2/debjit/CadTools/TechLib/designPackages/
    cmos7_5v/current/tools/ace/public/cmos7_5v_50/release/cmos7_5v/setup/
    libraryPath/current/cds.lib,23): cds.lib Invalid path '/research2/
    debjit/CadTools/TechLib/designPackages/cmos7_5v/current/tools/ace/
    public/cmos7_5v_50/release/cmos7_5v/symbols/current/
    c7lite5vhd_ms' (cds.lib command ignored).
    DEFINE c7lite5vhdlui_co $PROCESS_RELEASE/cmos7_5v/symbols/current/
    c7lite5vhdlui_co
    |
    ncvlog: *W,DLCPTH (/research2/debjit/CadTools/TechLib/designPackages/
    cmos7_5v/current/tools/ace/public/cmos7_5v_50/release/cmos7_5v/setup/
    libraryPath/current/cds.lib,26): cds.lib Invalid path '/research2/
    debjit/CadTools/TechLib/designPackages/cmos7_5v/current/tools/ace/
    public/cmos7_5v_50/release/cmos7_5v/symbols/current/
    c7lite5vhdlui_co' (cds.lib command ignored).
    ASSIGN basic TMP tmp_basic
    |
    ncvlog: *W,DLCPTH (./cds.lib,17): cds.lib Invalid path '/research2/
    antara/AMS_ICFB/tmp_basic' (cds.lib command ignored).
    DEFINE worklib ./worklib
    |
    ncvlog: *W,DLCPTH (./cds.lib,18): cds.lib Invalid path '/research2/
    antara/AMS_ICFB/worklib' (cds.lib command ignored).
    ASSIGN AllLibs TmpRootDir ./myTMPs
    |
    ncvlog: *W,DLCPTH (./cds.lib,16): cds.lib Invalid path '/research2/
    antara/AMS_ICFB/myTMPs' (cds.lib command ignored).
    ncvlog: *F,DLNOLK: Failed to get a exclusive lock on library
    'DIAGNOSIS' (Input/output error).

    Please ignore all the warnings. Please explain the meaning of the line
    "ncvlog: *F,DLNOLK: Failed to get a exclusive lock on library
    'DIAGNOSIS' (Input/output error).
    ".

    My tool versions are given below:

    Spectre Version : 7.2.0.202.isr5
    ICFB Version : 5.10.41.500.6.141
    NCSIM Version : 08.20-s023

    Thanks in advance.

    Cheers !!!!

    Regards !!!

    Debjit.
     
    Debjit, Jun 8, 2010
    #1
  2. Debjit

    Andrew Beckett Guest

    Debjit wrote, on 06/08/10 06:48:
    nchelp ncvlog DLNOLK

    will tell you.

    Andrew.
     
    Andrew Beckett, Jul 12, 2010
    #2
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. acad_<true>colordlg compilation error

  2. Where I can get or buy BSIM3v3 model file in Verilog-a or Verilog-ams?

  3. Where I can get or buy BSIM3v3 model file in Verilog-a or Verilog-ams?

  4. VHDL-Ams AMS Designer

  5. Compilation order of verilog files in NCVerilog/VCS simulator to choose the dealy mode

  6. AMS simulator lost some blocks during simulation

  7. Cadence Verilog AMS Simulation 'GCC' Error.

Loading...