don't want Dummy transistors to be extracted

Discussion in 'Cadence' started by Ck seok, Nov 24, 2003.

  1. Ck seok

    Ck seok Guest

    I am using cadence virtuoso.

    I found that dummie transistors cause errors in LVS.
    I want the dummie transistors, which are included in the layout, not to be
    extracted.

    how can I make the dummies not to be extracted?

    Thank you in advance.
     
    Ck seok, Nov 24, 2003
    #1
  2. Ck seok

    fogh Guest

    search the diva documentation for the term "prune"
     
    fogh, Nov 24, 2003
    #2
  3. Ck seok

    Partha Guest

    Add a user defined property lvsIgnore on the elements, and that dummy
    transistor element would be ignored for the purposes of lvs
     
    Partha, Nov 24, 2003
    #3
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Dummy Command Problem

  2. Merge parallel transistors on extract

  3. RCX extraction of Power transistors

  4. Layout of Dummy MiM Capacitors

  5. Light Damages the Transistors

  6. characterization of a Nanowire transistors

  7. Objects printing in color - don't want them to

  8. AcadClass: Don't look here if you want good answers to your AutoCAD questions.

Loading...