chip-level synthesis

Discussion in 'Cadence' started by Dmitry.Leyzerovich@gmail.com, Dec 19, 2007.

  1. Guest

    Hi all,

    What's the methodology for the chip-level synthesis?

    I need to apply timing constraints to the Top level of the Chip [the
    hierarchical level, which is next to the I/O's].

    So, how should I do so? Actually I have all the constraints on the
    I'O's [defined by SPEC]. So, how should I translate the constraints in
    order to apply them on the Top level [the highest hierarchy just next
    to the I/O ring hierarchy]?

    Please help.
     
    , Dec 19, 2007
    #1
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.