Chip Assembly and Pad Assembly in ICC???

Discussion in 'Cadence' started by Lee, Aug 9, 2004.

  1. Lee

    Lee Guest

    Dear all,

    How to do verification after chip/pad assembly?Using circuit level
    simulation for a big design is slow.

    In Silicon Ensemble, I generated the clock tree for each block. After
    chip/pad assembly, the design including all blocks is much bigger. How
    can I deal with the global clock tree issue for whole design?

    Thanks,
     
    Lee, Aug 9, 2004
    #1
  2. Lee

    Debbie Unger Guest

    UltraSim
     
    Debbie Unger, Aug 27, 2004
    #2
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. How to solve layout Minimum Density Area across chip / CHIP Area must be >= 14%

  2. Need help on Skill script to generate pad coords, and text

  3. SRoute pad pin size error

  4. Via Within pad for SMD caps and resistors

  5. how to extract pad coordinates and names

  6. RTL compiler doesn't insert buffers between PAD pin and top levelports to fix DRVs.

  7. Is Pentium M a better CAD chip than P4 and Athlon even?

  8. Intels new atomic chip and laptops

Loading...