Cadence, shortened net, global pins

Discussion in 'Cadence' started by StreAMnewal, Apr 14, 2010.

  1. StreAMnewal

    StreAMnewal Guest

    1) When I try to short pins such as vdda! with pin created by me I see
    errors.
    2) Also When I try to short pins vdda with vdde I see errors. What the
    problem?
    3) How crete global pins in schematic without making that on symbol? I
    need to use pins with same names in ierarchy.

    http://
    img685.imageshack.us/img685/1338/globalnetshortened.th.png



    How can I solve that problems?
     
    StreAMnewal, Apr 14, 2010
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.