Back-annotation for PrimeTime and power compiler in Synopsys by using Cadebce tools???

Discussion in 'Cadence' started by Lee, Aug 6, 2004.

  1. Lee

    Lee Guest

    Hi,

    When I do back-annotation for static timimg analysis and power
    analysis in PrimeTime and power compiler of Synopsys, I want to
    place&route in Silicon Ensemble. My question is,

    1. I can extract parasistics in Silicon Ensemble after place&route,
    right?

    2. After place&route, do I need to do DRC&LVS in Virtuoso?If not, the
    parasistics extracted maybe contain some errors, since we are not sure
    if the route&place does good work. If I need, how can I do it?Can I
    extract parasistics in Virtuoso?

    Don't blame me if my question is a little stupid:)

    Thanks for your patience,
     
    Lee, Aug 6, 2004
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. TLF Power Modelling & Power Simulation

  2. sdf generation primetime

  3. Back Annotation simulations

  4. Back Annotation Task

  5. Using a new standard cell library with Synopsys Design Analyser

  6. Back-annotation of schematic nets to extracted for hspice netlist

  7. How to control what parameters are displayed during DC Operating Point back-annotation?

  8. Problems with synthesis using RTL compiler and PKS

Loading...