Automated analog/custom layout tool creates DRC-correct layout inminutes

Discussion in 'Cadence' started by ciranova, Oct 24, 2008.

  1. ciranova

    ciranova Guest

    If long analog layout cycles are an issue for you, Ciranova's new
    automated layout tool may help. Usable by both circuit and layout
    designers, Ciranova Helix is the first easy to use, DRC-correct layout
    automation software for analog, RF and mixed-signal IC’s. Click here
    to watch a 4-minute online demo:

    http://www.ciranova.com/demos/ .

    Ciranova Helix plugs easily into your Cadence Virtuoso or other
    OpenAccess-compliant layout editing system, and is compatible with
    both Interoperable PyCells (www.iplnow.com) and Cadence Skill PCells.

    A downloadable, full-functionality trial version is available for
    qualified circuit and layout designers. It installs in a single
    directory on any Windows XP computer so you can be up and running
    quickly. Please click here to request a trial:

    http://www.ciranova.com/contact/request.php

    Ciranova Helix is available on Linux, Solaris and Windows.
     
    ciranova, Oct 24, 2008
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Copyobjects creates corrupt pviewports?

  2. Analog power / Analog clean power?

  3. Assura's dot files in the current directory -creates issues with multiple users...

  4. cheking if memory array is DRC correct

  5. cheking if memory array is DRC correct

  6. cheking that a memory array is DRC correct

  7. monteCarlo on IC5 creates an extra job

  8. Save as PDF creates blank file

Loading...