Architectural or high level synthesis

Discussion in 'Cadence' started by Giri, Jan 8, 2018.

  1. Giri

    Giri

    Joined:
    Jan 8, 2018
    Messages:
    1
    Likes Received:
    0
    Hi all...Could any one explain what is meant by a mathematical model pertained to architectural synthesis and could you please provide some mathematical models as example...I downloaded some articles but I cant decide which one I should choose..


    Thank you
     
    Last edited: Jan 8, 2018
    Giri, Jan 8, 2018
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. Low Power Synthesis, Problem with sleep_mode

  2. Distributed Synthesis question

  3. Mutli-Level Logic To 2-Level Logic Conversion

  4. chip-level synthesis

  5. top-level-assembly param 'quantity' linked to part-level param 'number' ??

  6. High level rendering tutorials

  7. can't mate part level point or sketch point to assembly level sketch (arc)

  8. How to transform top level bBox into an instance bBox(top level tolevel1) ?

Loading...