ADC Control Logic - Simulation

Discussion in 'Cadence' started by dinac, Sep 10, 2008.

  1. dinac

    dinac Guest

    Hi all,

    I need to simulate the digital control-logic part of the ADC along
    with analog.

    I was wondering, if i have a RTL code - vhdl ( but not using verilog-
    a,) for the control logic+switch signals, could i make a symbol and
    simulate it within the cadence environment along with the analog part.

    it would be great, if any one could point to me out the Reference in
    which i could look for.

    Thanks a lot

    Regards
    dinac
     
    dinac, Sep 10, 2008
    #1
Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads

  1. control, control + shift + right click

  2. Differential logic gates in TLF libraries

  3. Random logic verilog gate netlist generator

  4. Pipeline ADC Digital Correction Algorithm

  5. logic cone

  6. Mutli-Level Logic To 2-Level Logic Conversion

  7. HELP!!! Control-C and Control-V does not work

  8. control over plot order and spline control

Loading...