Cadence

Page 1 of 85
Sort By:
Title Start Date
Replies Views
Last Message ↑
  1. Dieter Tank

    Q: Orcad layout of multiple instances

    Dieter Tank, Jul 6, 2003
    Replies:
    0
    Views:
    1,421
    Dieter Tank
    Jul 6, 2003
  2. Kuan Zhou

    AHDL vs. Veriloga

    Kuan Zhou, Jul 7, 2003
    Replies:
    1
    Views:
    1,132
    Erik Wanta
    Jul 8, 2003
  3. kavitha

    IC4.4.6 on solaris(sparc version)with hspice

    kavitha, Jul 8, 2003
    Replies:
    1
    Views:
    1,092
    Bernd Fischer
    Jul 8, 2003
  4. Naoki Kobayashi - Shinko

    AXL-SKILL Data Extract Functions

    Naoki Kobayashi - Shinko, Jul 8, 2003
    Replies:
    0
    Views:
    1,186
    Naoki Kobayashi - Shinko
    Jul 8, 2003
  5. kavitha

    sourcelink support

    kavitha, Jul 8, 2003
    Replies:
    1
    Views:
    1,103
    Andrew Beckett
    Jul 8, 2003
  6. tritue

    Mixed signal spectreSVerilog can not display digital waveform

    tritue, Jul 9, 2003
    Replies:
    0
    Views:
    956
    tritue
    Jul 9, 2003
  7. Mark Houlgate

    Defining Subcircuit Parameters

    Mark Houlgate, Jul 9, 2003
    Replies:
    0
    Views:
    1,021
    Mark Houlgate
    Jul 9, 2003
  8. Andreas Dreyfert

    Callback for instance parameters

    Andreas Dreyfert, Jul 9, 2003
    Replies:
    2
    Views:
    1,114
    Andreas Dreyfert
    Jul 10, 2003
  9. selvakumar_in

    spectre_model_file

    selvakumar_in, Jul 10, 2003
    Replies:
    1
    Views:
    735
    Erik Wanta
    Jul 11, 2003
  10. Min Pan

    Some offset between the metal interconnection and cells from Sillicon Ensemble to DFII Design Enviro

    Min Pan, Jul 10, 2003
    Replies:
    2
    Views:
    966
    Han Speek
    Jul 11, 2003
  11. Junmou Zhang

    Skill functions to Select Result in Analog Artist

    Junmou Zhang, Jul 11, 2003
    Replies:
    0
    Views:
    1,040
    Junmou Zhang
    Jul 11, 2003
  12. Vicky

    ilim and ASW in spectre

    Vicky, Jul 9, 2003
    Replies:
    1
    Views:
    915
    Erik Wanta
    Jul 11, 2003
  13. Min Pan

    LVS between DFII schematic and layout using Assura

    Min Pan, Jul 9, 2003
    Replies:
    2
    Views:
    1,261
    Jay Lessert
    Jul 13, 2003
  14. selvakumar_in

    what_ is_ pdk

    selvakumar_in, Jul 12, 2003
    Replies:
    1
    Views:
    917
    Hristo Brachkov
    Jul 13, 2003
  15. A.R. Sepulveda

    Help setting Cadence

    A.R. Sepulveda, Jul 9, 2003
    Replies:
    1
    Views:
    920
    Hristo Brachkov
    Jul 13, 2003
  16. Vikas Vijay

    pss beat frequency in Spectre-RF

    Vikas Vijay, Jul 14, 2003
    Replies:
    0
    Views:
    1,616
    Vikas Vijay
    Jul 14, 2003
  17. selvakumar_in

    how_to_add_instance

    selvakumar_in, Jul 12, 2003
    Replies:
    2
    Views:
    782
    snmishra@XXXhotYYYpop.com
    Jul 14, 2003
  18. Kumar Yelamarthi

    Help req with Segmentation fault

    Kumar Yelamarthi, Jul 14, 2003
    Replies:
    1
    Views:
    1,774
    Edward J Kalenda
    Jul 15, 2003
  19. Juan Felipe Osorio

    measureResistance Diva

    Juan Felipe Osorio, Jul 11, 2003
    Replies:
    2
    Views:
    1,025
    Edward J Kalenda
    Jul 15, 2003
  20. yxl

    How to fix this problem in Synopsys?

    yxl, Jul 14, 2003
    Replies:
    2
    Views:
    934
    Ajeetha Kumari
    Jul 16, 2003
  21. Brian Leibowitz

    enforcing autoroute directions?

    Brian Leibowitz, Jul 17, 2003
    Replies:
    0
    Views:
    785
    Brian Leibowitz
    Jul 17, 2003
  22. willbi

    hierarchical POWER_GROUP

    willbi, Jul 17, 2003
    Replies:
    0
    Views:
    901
    willbi
    Jul 17, 2003
  23. eda support guy

    analog artist window size

    eda support guy, Jul 17, 2003
    Replies:
    1
    Views:
    955
    Erik Wanta
    Jul 17, 2003
  24. selvakumar_in

    layout_area

    selvakumar_in, Jul 18, 2003
    Replies:
    1
    Views:
    680
    Rajeswaran M
    Jul 18, 2003
  25. suresh j

    Making a particular layer of a cellview(layout) invisible in toplevel

    suresh j, Jul 17, 2003
    Replies:
    2
    Views:
    939
    Kholdoun TORKI
    Jul 18, 2003
  26. S. Badel

    problem simulating with standard cells

    S. Badel, Jul 16, 2003
    Replies:
    1
    Views:
    1,088
    Kholdoun TORKI
    Jul 20, 2003
  27. pradeep

    signalscan view(modelsim) - content of memory array

    pradeep, Jul 25, 2003
    Replies:
    0
    Views:
    898
    pradeep
    Jul 25, 2003
  28. Thomas Popp

    How to determine capacitance of input pin with spectreS

    Thomas Popp, Jul 21, 2003
    Replies:
    8
    Views:
    1,125
    Marc Heise
    Jul 25, 2003
  29. a

    Node capacitance?

    a, Jul 25, 2003
    Replies:
    1
    Views:
    1,977
    Erik Wanta
    Jul 25, 2003
  30. rmathur

    Tutorial for Cadence IC 4.4.6 set of tools

    rmathur, Jul 26, 2003
    Replies:
    2
    Views:
    1,111
    John Gianni
    Jul 28, 2003
  31. Erik Wanta

    cadence calculator?

    Erik Wanta, Jul 11, 2003
    Replies:
    4
    Views:
    1,314
    Andrew Beckett
    Jul 28, 2003
  32. Boki

    How to draw an inductance?

    Boki, Jul 23, 2003
    Replies:
    1
    Views:
    926
    Andrew Beckett
    Jul 28, 2003
  33. Karim

    Capacitor Layout in 0.18 um in Cadence

    Karim, Jul 24, 2003
    Replies:
    2
    Views:
    1,551
    Andrew Beckett
    Jul 28, 2003
  34. Kuan Zhou

    Which journal should I choose?

    Kuan Zhou, Jul 28, 2003
    Replies:
    0
    Views:
    922
    Kuan Zhou
    Jul 28, 2003
  35. cupric

    Computing slew rate through PSS analysis

    cupric, Jul 28, 2003
    Replies:
    2
    Views:
    1,172
    Andrew Beckett
    Jul 30, 2003
  36. lynto

    lmstat reliability?

    lynto, Jul 30, 2003
    Replies:
    1
    Views:
    969
    Andrew Beckett
    Jul 30, 2003
  37. INFO

    ISQED04, CALL FOR PAPERS

    INFO, Aug 1, 2003
    Replies:
    0
    Views:
    898
    INFO
    Aug 1, 2003
  38. svenn.are

    Flashing colors when using XFree86 with IC5.0

    svenn.are, Jul 9, 2003
    Replies:
    10
    Views:
    1,175
    Harald Neubauer
    Aug 1, 2003
  39. Erik Wanta

    ipc functions and Environment Vairables

    Erik Wanta, Aug 1, 2003
    Replies:
    0
    Views:
    887
    Erik Wanta
    Aug 1, 2003
  40. selvakumar_in

    write_techfile ?

    selvakumar_in, Jul 28, 2003
    Replies:
    2
    Views:
    733
    John Gianni
    Aug 2, 2003
  41. Ling Zhang

    how to recover the simulation result before the crash

    Ling Zhang, Aug 3, 2003
    Replies:
    0
    Views:
    1,176
    Ling Zhang
    Aug 3, 2003
  42. yogesh

    a humble request..pls help me

    yogesh, Aug 3, 2003
    Replies:
    0
    Views:
    947
    yogesh
    Aug 3, 2003
  43. Badhrinath Jagannathan

    statistically variable parameters

    Badhrinath Jagannathan, Jul 9, 2003
    Replies:
    1
    Views:
    963
    Dionis
    Aug 3, 2003
  44. cupric

    Simulating phase noise for PFD-CP

    cupric, Aug 4, 2003
    Replies:
    1
    Views:
    1,380
    Vikas Vijay
    Aug 5, 2003
  45. spias

    about first encounter

    spias, Aug 5, 2003
    Replies:
    0
    Views:
    1,006
    spias
    Aug 5, 2003
  46. Erik Wanta

    SKILL Progress Bar

    Erik Wanta, Aug 4, 2003
    Replies:
    2
    Views:
    1,080
    John Gianni
    Aug 6, 2003
  47. selvakumar_in

    modifying_drc

    selvakumar_in, Aug 5, 2003
    Replies:
    1
    Views:
    842
    S. Badel
    Aug 6, 2003
  48. Dionis

    SJF, TJF licenses

    Dionis, Aug 3, 2003
    Replies:
    2
    Views:
    881
    Andrew Beckett
    Aug 6, 2003
  49. S. Badel

    bandwidth()

    S. Badel, Aug 6, 2003
    Replies:
    1
    Views:
    799
    Erik Wanta
    Aug 7, 2003
  50. Matthew E Rosenthal

    extract and LVS my own device

    Matthew E Rosenthal, Aug 6, 2003
    Replies:
    4
    Views:
    1,123
    S. Badel
    Aug 7, 2003
Showing threads 1 to 50 of 4,245

Thread Display Options

Loading...
Page 1 of 85

Want to ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can get expert answers for your own question.